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Introduction
Timing-driven CAD tools play an important role in the design of today's complex IC's. As the clock speed of VLSI circuits increases, the need for more aggressive timing optimization techniques and algorithms intensifies. This trend is expected to escalate as the minimum feature size scales to the sub-quarter-micron region. Existing CAD tools and conventional design flows have not been able to cope with the rapidly tightening timing requirements in high-performance VLSI circuit. As a result, there is a great need for introducing new techniques and design flows for aggressive timing optimization. One class of techniques that appears to be particularly promising is the class of unification-based approaches, which attempt to combine certain optimization steps in the traditional design flows into one integrated step. Examples include techniques for simultaneous technology mapping and placement [1] , simultaneous fan-out optimization and Steiner routing [2] . In this paper we present a unification-based algorithm for simultaneous gate sizing and placement of critical sections of a circuit.
Gate sizing, which has a significant impact on the circuit delay, has been an active research topic in recent years. In the conventional flows (currently practiced in industry) timing driven cell placement is followed by in-place gate sizing in order to correct timing violations that may have remained in the circuit after technology mapping and cell placement.
Many approaches for gate sizing have been proposed. In general, these approaches can be divided into two categories: discrete sizing and continuous sizing. In the discrete gate sizing method, a set of sizes is allowed for each gate. The best size for each gate in the circuit is determined by combinatorial or stochastic search.
Note that when the size of a gate in the circuit is changed, the signal arrival time for all the gates that are in the transitive fan-in or fan-out cones of the sized gate may change. As a result, the circuit timing analysis must be repeated after each sizing step. The cost of such dynamic timing update is quite high. In [3] , only a small section around the gate that is being sized is considered for timing recalculation to reduce the computation cost. For libraries with a large number of choices for each gate type, this method may become slow. For libraries with a small number of choices for each gate type, the discrete gate sizing may outperform the continuous sizing method due to the highly discrete nature of the optimization variables.
The continuous sizing methods assume that the gate size of each gate type is a continuous variable. As a result, the gate-sizing problem can be formulated as a mathematical programming problem. In TILOS [4] , the area and delay are modeled by posynomial functions and only one gate is sized at a time. In [5] , the area and delay of continuously sized gates are modeled piecewise linearly and all gates in the circuit are sized simultaneously. Simultaneous gate sizing and wire sizing is solved by Lagrangian relaxation in [6] .
In both of these methods, only the gate sizes are adjusted to match the output loads of the gates, but the other dimension of optimization, i.e. adjusting the wire loads of the gates, is completely ignored. By moving the gates around, we can actually explore the other dimension i.e. changing the wire loads. That is especially important in deep sub-micron (DSM) designs where the effect of interconnects delay dominates the chip timing [7] . For DSM technologies, interconnect delay can easily account for more than 50% of the total delay. It is necessary to develop algorithms and tools for concurrent gate sizing and placement as well as computational delay models that account for both gate and interconnect delays during this joint optimization process.
In this paper, we introduce a new iterative algorithm to tune both the gate sizes and wire loads (gate placement) for timing. Suppose an initial placement is given. The k-most critical paths in the placed circuit are identified and optimized. There are three timing-improvement steps used in our algorithm:
• Reposition the cells which are directly driven by the cells on the k-most critical paths;
• Size down the cells which are directly driven by the cells on the k-most critical paths;
• Simultaneously size and place the cells on the k-most critical paths.
The first two steps are used to reduce the loads of the cells on the critical paths. The last step is used to optimize the cells on the critical paths directly. Each optimization step is formulated as a mathematical programming problem. We solve the first problem by Linear Programming and the second one by Geometric Programming. The third problem, which is the most complicated case, is a non-convex, nonlinear problem. We solve it by Generalized Geometric Programming (cf. Section 6). A heuristic is used to simplify the third problem to an acceptable size. The optimization process is terminated when there is no improvement in the current iteration compared to the previous t iterations or the specification is achieved.
Compared to the previous sizing approaches, which size one gate at a time in an iterative manner (or by using simulated annealing) [3] [4], our method has the advantage of sizing a relatively large number of gates (i.e. all gates on the k-most critical paths) at the same time. Furthermore we size and place the immediate fan-out gates of cells on the critical paths to reduce the load of these critical cells. Finally we perform simultaneous sizing and placement of the critical path cells. Hence better solution quality can be obtained.
Compared to previous gate sizing approaches, which handle all the gates at the same time by using a linear programming formulation [5] , our algorithm has the advantage of expanding the search space by doing simultaneous placement and sizing of gates (although we do not optimize all the gates in the circuit in one shot due to the problem complexity). Compared to [8] which formulates the problem of resizing and relocating gates from some initial placements as a piecewise linear program, we use a more accurate timing function and formulate the optimization problem as a generalized geometric program.
The remainder of this paper is organized as follows. In Section 2, we present our gate sizing model and the initial problem formulation. In Section 3 simultaneous gate sizing and placement on the k-most critical paths is discussed. The optimization of the fan-outs of the k-most critical paths is given in Section 4.
Algorithm flow is shown in Section 5. Technologies for solving GP and GGP problems are described in Section 6. Experimental results and conclusions are given in Sections 7 and 8, respectively.
Timing Model and Problem Statement
The following notation will be used throughout this paper.
G(V,A)
A directed acyclic graph representation of the circuit; V is the vertex set (cells), A is the edge set (cell connections), PI is the set of primary inputs and PO is the set of primary outputs; n is the number of cells, e is the number of edges, q is the number of primary inputs and outputs The reader should especially note the definitions of C(k) and Ne(k,i).
Gate Delay Model With Continuous Sizing
Path delay in a circuit consists of two components: net delay and gate delay. In this paper, the net delay is calculated as a lumped model and added to the delay of the gate that drives this net. A gate level delay model similar to those used in [5] is adopted in this paper. Referring to Figure 1 , d i,j can be thought as the delay from the input pin of g j , which connects the output of g i , to the input pin of the gate which is driven by g j . d i,j is modeled as: 
cin cload (2) where α1 i,j, α2 i,j , α3 i,j and β1 i,j , β2 i,j , β3 i,j are the regression coefficients.
Wire Load Estimation
To make the timing formulation continuous, the minimum bounding-box (MBB) model is used to estimate the wire load. More precisely, the delay of a net is related to the half-perimeter length of the MBB of the net. Consider net net i driven by gate g i as shown in Figure 2 . 
And g j is any gate connected to net i ; C ver , C hor , R ver and R hor are constants related to the process technology and geometry of wires, which describe the capacitance per unit length of vertical and horizontal wires and the resistance per unit length of vertical and horizontal wires, respectively. ρ is a parameter used to adjust the estimation error of the bounding box interconnect model [9] . For n≤10, the values of ρ are produced in Combining equations (1), (2), (3) and (4), our pin-dependent, load-dependent delay model d i,j can be written as: Proof Since d i,j is the product and sum of polynomial functions, it is a polynomial function itself.
Hessian matrix F of function f is the matrix of the 2 nd partial derivatives of f. Function f is convex over a convex set Ω containing an interior point if and only if the Hessian matrix F of f is positive semi-definite throughout Ω [10] . For d i,j given in equation (6) , the Hessian matrix is not guaranteed to be positive semidefinite. So our delay mode is in general non-convex.
Timing Analysis
Let directed graph G(V, A) represent the netlist of a circuit with signal flow information. The vertex set V is in one-to-one correspondence with the set of gates whereas the edge set A represents the source-to-sink connections between gates. Recall that we denote the number of vertices by n and the number of edges by e. Associated with each gate g i in the circuit, there exist a required arrival time r i and an actual arrival time a i . The arrival times for primary inputs and the required times for primary outputs are specified by the environment or the designer of the circuit. (Alternatively, the designer can specify a cycle time T that would then be satisfied by setting the input arrival times to zero and the output required times to T).
The actual arrival time a j is given by
The required arrival time r i is given by
where d i,j is defined in equation (6) . 
Global Problem Formulation
The simultaneous cell sizing and global placement problem can be formulated as: where part j denotes the j th part, w i = f(z i ) is a library function relating area of g i to its size z i , and xc j , yc j are the geometric centers of part j . The first three inequality constraints describe the timing relations, arrival and required time requirements in the circuit. The last two equality constraints describe the center of mass constraints imposed during the optimization in order to spread the cells evenly across the whole chip. The center of mass constraints are commonly used in placement programs that interleave quadratic programming with circuit bi-partitioning. Examples include Gordian [11] , Speed [12] . In general L is the number of parts at the current partitioning step (L is a power of two due to recursive bi-partitioning step). (7) provides a correct statement of the simultaneous gate sizing and placement problem.
Theorem 2 Problem formulation

Proof
The constraints of formulation (7) account for all the timing relations of the circuit and enforce even distribution across the n parts, so the solution produces a minimum cycle time for the circuit while satisfying the timing requirements and the center of mass constraints. (7) is a non-convex problem, which requires a non-convex programming algorithm to solve it.
Theorem 3 Problem formulation
Proof The timing constraint functions in (7) are polynomial functions, which are non-convex functions.
So (7) is a non-convex problem, which requires a non-convex programming solver [15] .
Recall that n denotes the number of vertices (gates in the circuit), e denotes the number of edges, and q denotes the number of primary inputs and outputs in the circuit. There are four variables associated with each gate g i in the circuit: x i , y i , z i and a i . So in total there are 4n variables in the formation (7). The number of constraints is (e+q+2L).
Unfortunately, even for a small circuit (i.e., one with a few hundred cells), formulation (7) results in a nonlinear optimization problem with a large number of variables and equations, which is too complex to be solved by standard mathematical programming solvers in any reasonable amount of time. Furthermore notice that it is difficult to use recursive circuit partitioning with this formulation since cuts in the previous levels may not maintain the cell area balance due to changes in cell sizes in the subsequent optimization. To overcome these difficulties, we simplify (7) as is detailed next.
To reduce the problem complexity problem, we focus on optimizing the timing of C(k). By iteratively finding and optimizing C(k), the timing of the whole circuit can be improved gradually while the problem size remains manageable. We must however continue to address the congestion (or area balance) problem, which refers to the problem whereby certain regions of the chip are overpopulated by cells while other regions are underpopulated. Since we start with an existing "balanced placement" solution where all the cells are uniformly distributed across the parts, we can solve the congestion problem by restricting the change in sizes and locations of C(k) to relatively small ranges during each iteration. In this way, we ensure that the resulting placement and sizing solution is a only perturbation of the original balanced placement solution and therefore is not very unbalanced. Still, we apply a de-congestion step to create perfect balance after each optimization step. Without this de-congestion step, the perturbations may add up and after a few iterations, the placement solution may become completely unbalanced.
Optimizing C(k)
Throughout this section, we assume that an initial balanced placement and sizing of all gates is provided.
Our goal is to iteratively improve the circuit timing through resizing and/or re-positioning of gates.
Iterative Optimization Problem Formulation
Consider a case where only sizes and locations of C(k) in (7) 
where
are the lower and uppers bound on the location and size of g i . They set the variable change regions (VCRs). These change regions are specified so that the resulting solution does not constitute a significant change to the original placed netlist. The optimization variables of formulation (8) are x i , y i , z i of the n' gates in C(k) and the arrival times a i of all the circuit gates. With this formulation, the number of variables is only reduced to (n+3n'); the number of constraints is now (e+q+3n').
Theorem 4 Problem formulation (8) provides a correct statement of the simultaneous gate re-sizing and re-positioning problem for C(k).
Proof The timing constraints of formulation (7) are all preserved, so the solution to the problem (8) minimizes the clock cycle time while accounting for all the timing relations in the circuit. (8) is a non-convex problem, which requires a non-convex programming algorithm to solve it.
Theorem 5 Problem formulation
Proof
The proof is similar to that of Theorem 3.
A VCR schedule can be used so that in the early optimization iterations the VCRs are large whereas toward the end of the optimization loop, the VCRs become small. We do not dwell on this point any more since this is not the formulation that we will eventually use. The reason is that even though the number of variables is reduced greatly, the mathematical problem is still too large for a non-convex programming solver. So the problem has to be simplified further.
Simplified Problem Formulation
Suppose that the sizes and locations of C(k) are optimized within a dynamically-controlled VCR which can in turn guarantee that after the optimization, delay of no path outside C(k) can become larger than the delay of the current most critical path. We can then focus on optimizing C(k) and need not worry about the timing of other paths in the circuit. Consequently, the variables for the arrival time of the gates that are not in C(k) can be dropped from the formulation, and only the timing constraints on C(k) need to be taken into account.
The trick however is in dynamically determining the range of values for x, y, z variables of the gates in C(k) to satisfy the above-mentioned requirement.
The new problem formulation is shown below:
are the lower and upper bounds on the location coordinates and size of g i .
They set the dynamic variable change regions (DVCRs).
Theorem 6 If
in problem formulation (9) can be set correctly so as to guarantee that the changes in C(k) do not increase the delay of any path outside of C(k) beyond that of the current most critical path, then problem formulation (9) provides a correct statement of the simultaneous gate resizing and re-positioning problem for C(k).
enforce the timing constraints outside of C(k), and the arrival time equations of C(k) keeps the timing constraints in C(k). So the solution of problem formulation (9) satisfies all the timing requirements. (9) is a non-convex problem, which requires a non-convex programming algorithm to solve it.
Theorem 7 Problem formulation
Proof Similar to the proof of Theorem 3. (9) is a generalized geometric programming problem.
Theorem 8 Problem formulation
Proof Both the objective function and the constraint equations are polynomial functions, so (9) is a generalized geometric programming problem (please refer to section 6 for details).
Notice that in this formulation, there are only 4n' variables, which correspond to the x i and y i coordinates, the sizing variable z i , and the arrival time a i of the n' gates in C(k); There are only (3n'+q'+e') constraints where q' is the number of primary inputs and outputs and e' is the number of edges within C(k); the 3n' constraints are due to the DVCR constraints. Consequently by controlling the size of C(k), i.e., the number of critical paths being optimized simultaneously, the problem size can be made quite manageable. In addition, congestion problem is also addressed since
limit the gates movement. No serious congestion can occur if these variable ranges are set appropriately.
The main task now is to set DVCRs so as to satisfy the condition of theorem (6) . More precisely, the solution to problem formulation (9) should make use of the slack time of the gates on the non-critical paths to optimize the gates on the critical paths while not allowing the delay of any non-critical path to exceed that of the current most-critical path. The latter requirement (which is precisely the condition of theorem (6)) is essential in achieving a monotonically reducing objective function value in this iterative optimization process. Notice also that the slack time for all gates on the most critical path is normalized to zero. All gates on the non-critical paths will therefore have positive slack times.
Exact calculation of DVCRs is a difficult task itself. We adopt a heuristic technique to do the calculation as explained next. We start from two simple cases and then generalize to the common case: a) there is only one gate g i to be repositioned:
are to be determined, all the others are 0; b) there is only one gate g i to be resized:
are to be determined, all the others are 0.
We point out at this time that all of the timing constraints for the paths included in C(k) are explicitly accounted for in the formulation (9) and hence we need to pay attention only to the inputs and outputs of C(k) which are not in C(k) in order to derive the DVCRs of gates in C(k). This is an important observation.
Location change region of a single gate
A change in the position of g i , which is on the critical path, influences the arrival time of its immediate fanin gates because such a change will affect the routing length of its fan-in nets. In figure 4, g p , g bounding box of the output net of g j (denoted by ∆xnet j , ∆ynet j ) is given by:
Here only g i is movable, and since the sizes of g j and all its fan-outs (including g i itself) are fixed, their current sizes can be used. Notice that rdr j =max{rdr u.j } for the worst-case analysis.
When using a net bounding box model, a change in the coordinates of a gate may not change the bounding box of the input net that is connected to the gate. This occurs, for example, when the driver of the input net is driving more than one gate (as is the case in Figure 5 ). In this figure, as long as g i is moved in the bounding box determined by g j , g s , g t , the net load of g j will not change, therefore the arrival time of g j will not change. Similarly, a change in the coordinates of g i may not change the bounding box of its output net (not shown in the figure). 
where s j is the allowed range of change for the arrival time of g j i.e., its timing slack. xnet j,min , ynet j,min , xnet j,max , ynet j,max is the current bounding box of g j 's output net. Note that we have divided the slack equally in the x and y directions. So if g i moves in the rectangle defined by (11) , the arrival time of g j would not be any later than its current arrival time plus s j , according to bounding box model. Similarly, we calculate the fan-in induced DVCR of
. Obviously, to satisfy the timing requirements of both fan-ins, g i 's movement should be limited by the intersection of
In general, we calculate the fan-in induced DVCR of g i as follows: Similarly, a change in the position of g i influences the arrival time of its fan-outs. The change in the arrival time of g k (denoted by ∆t k ) as a result of change in the bounding box of the output net of g I (denoted by ∆xnet i , ∆ynet i ) is given by:
Here only the bounding box of g i 's output net needs to be considered. We calculate a fan-out induced DVCR of g i directly: (13) Notice that in equation (13) , s l is calculated as the minimum slack time of any non-critical output of g i . figure 6 , the dotted rectangle is the move DVCR of g 2 , which is the intersection of (11) applied to non-critical fan-in gates g 5 and g 6 and (13) applied to non-critical fan-out gates g 7 . Figure 6 . Example for the calculation of ∆x 2, ∆y 2, ∆z 2 .
Subsequently, the DVCR of g i is the intersection of fan-in induced and fan-out induced DVCRs of
g i : ) ŷ FO , ŷ FI min( ŷ ) x FO , x FI min( x ) ŷ FO , ŷ FI max( ŷ ) x FO , x FI max
Size change region of a single gate
We consider here the case where only the size of g i , which is on the critical path, is changeable. First, the slack times of the off-critical-path fan-ins of g i set an upper bound on the size of g i . As in section 3.2.1, based on equation (6), we write equations to transform the slack times of fan-ins to
where i ẑ is g i 's current size, g j is g i 's fan-in, rdr j =max{rdr u,j } for worst-case analysis, and s j is the (available) slack time of g j .
Similarly, the slack times of the off-critical-path fan-outs of g i set a lower bound on the size of g i . We 
Location and size change regions of all gates in C(k)
In practice, we would like to change the locations and sizes of all the gates in C(k) simultaneously. So the slack time of the fan-ins and fan-outs need to be allocated between position and sizing parameters.
Furthermore, since the area congestion problem should also be considered, one must impose maximum gate move values (∆x and ∆y) to ensure that the next placement solution is not very different from the current placement solution. For each gate in C(k),
are first calculated as in section 3.2.1, then 
Decongestion
Here no non-overlapping constraint is imposed in the formulation of (9) . If the position change regions overlap, there may be cell congestion. This issue can become detrimental if we do not perform decongestion. In our algorithm after problem (9) is solved, the size and ideal location of every cell is determined. Initially each cell is assigned to the row that is the closet to its ideal location 1 . Cells in the same row are placed in order of their x-axis coordinates. Next one cell from the longest row is moved up/down to the shorter one of its immediately adjacent rows. The other cells in these two rows (i.e. the longest row and its shorter adjacent row) are shifted to close the gap or create the space as required. This process is repeated until all the rows have nearly the same length.
Optimizing the Neighborhood of C(K)
Ne(k,1) Re-placement
Notice that to reduce the delay of a certain cell, not only can we size up the cell and move the cell closer to its fan-outs, but also we can size down its fan-out cells or pull its fan-out cells closer to reduce its load. So to improve the timing of the critical paths more, the capacitance load imposed on C(k) by the corresponding 1 We assume row-based layout. Ne(k,i) should be considered too. (In this paper, only Ne(k,1) is sized down and re-placed to optimize the timing property of the critical paths).
As the example in figure 9 , g 7 Figure 9 , we do g 7 , g 8 re-placement; g 7 , g 8 resizing.
In this section, Ne(k,1) re-placement is discussed. 
where are the location coordinates of g i from the previous iteration; ∆x, ∆y are the position VCRs. Since all the timing constraints are kept here so that we do not need to worry about the timing violation. The reason for having position VCRs is that the area congestion has to be controlled. Without ∆x, ∆y all the gates may be attracted to the center of the chip. Notice however that these VCRs are uniformly and statically defined as ∆x, ∆y in section 3.2.3 and are not based on the available slack times of the side inputs and outputs of Ne (1,k) . A VCR schedule is however used whereby as the iterative optimization process progresses the VCRs are reduced from one iteration to next so as the convergence is achieved.
Theorem 9 Formulation (16) is a Linear Programming problem.
Proof Refer to the delay model (6), since no size variables, delay becomes a linear function. So (16) is a Linear Programming problem.
Similar to the discussion in Section 3.1, although only Ne(k,1) are movable, the timing of the whole circuit must be considered. So there are (n+2n") variables in (16) , where n" is the number of the gates in Ne(k,1).
There are (e+q+2n") constraints. Although the number of variables and constraints maybe large, this is not a major concern since a Linear Programming problem can be solved very efficiently. We use LP-Solver of [13] to solve (16) . Notice however that to improve the runtime of the LP solver, problem formulation (16) can be approximated by using a similar transformation to that which was used to obtain problem formulation (9) from problem formulation (8) . In practice, we do not do this since the LP solver can handle problem formulation (16) directly.
There may be cell congestion problem after (16) is solved; the decongestion step described in Section 3.3 is therefore applied at the end of this optimization step.
Ne(k,1) Re-sizing
In this step, only the sizes of Ne(k,1) are variables. The mathematical formulation is:
Notice there is no size change region constraint, since all the timing relations are formulated in constraints, and in-place sizing would not incur serious congstion problem.
Theorem 10
Formulation (17) is a Geometric Programming problem.
Proof
Refer to the delay model (6), the wire length is known now. Delay is a posynomial funciton. So There are (e+q) constraints. Although the number of variables and constraints maybe large, again this is not a major concern since a Geometric Programming problem can be solved very efficiently. By using the variable substitution ln(z)=w, (17) is transformed to a Linear Programming (LP) problem. GP is described briefly in Section 6. Notice again that to improve the runtime of the GP solver, problem formulation (17) can be approximated by using a similar transformation to that which was used to obtain problem formulation (9) from problem formulation (8) . In practice, we do not do this since the LP solver can handle problem formulation (17) directly.
Optimization Flow
Although we have incorporated some methods to improve the convergence speed of our algorithm, because the optimization is done locally, it is still possible that the solution does not converge or it converges very slowly. To address this problem, we introduce a cooling schedule to control the variable freedom. As the iteration count increases, µ decreases, so ∆x, ∆y, ∆z i all decrease. Finally the freedom becomes so little that the circuit timing does not change. At that time, the process ends. The schedule also determines the total computation time. If the circuit designer is not too concerned with the runtime of the algorithm, a slower schedule can be used to generate a higher quality result.
Selection of Discrete Gate Sizes
After solving equations (17) and (9) gate sizes are given as real numbers which will likely not match the given gate sizes in the ASIC library. Therefore at the end of these optimizations, we need to round the size of each gate to the closet size in the library. In general each continuous gate size can be matched to at most two discrete gate sizes; one which is just smaller, the other which is just larger than the specified size.
Next consider the problem of discrete gate sizing for minimum delay along the set of paths in Ne(k,1) (for Equation (17)) or C(k) (for Equation (9)) when we are given at most two sizes for each gate. These sizes are derived from the continuous sizing solution as explained above. This problem is solved using a dynamic programming technique similar to that of [14] . In this way, we avoid the arbitrary and error-prone technique of simply rounding up the continuous sizing solution to a discrete solution.
Algorithm Flow
The main loop of this algorithm consists of three parts: As the iteration count increases, the number of critical paths increases. So we end up increasing the maximum allowed size of C(k). We keep doing this until the size of C(k) becomes too large to handle, in which case we stop the optimization process.
When all the optimization iterations end, the dynamic programming gate selection method [14] is used to convert the continuous gate size to discrete available gate size.
The complete flow of this algorithm is as shown below: 
GP and GGP
Since our problem formulation is in the form of a polynomial function, GP and GGP can be used to solve them. In this section, we will describe the GP and GGP approach. The GP problem can be solved efficiently by the infeasible interior-point method of [16] . To solve a GGP problem, the original GGP is transformed into a sequence of GP problems by a process commonly referred to as condensation [18] . Note that GP is a convex programming problem [15] , and GGP is a non-convex programming problem [15] .
Background
Geometric Programming (GP)
By using the variable substitution ln(x)=w, GP can be transformed to a linear programming problem. There are many algorithms to solve a GP problem. We use the method of [16] . The approach is by means of a primal-dual algorithm developed simultaneously for (i), the dual geometric program after logarithmic transformation of its objective function and (ii), its Lagrangian dual program. Under rather general assumptions, the mechanism defines a primal-dual infeasible path from a specially constructed, perturbed Karush-Kuhn-Tucker (KKT) system. Subfeasible solutions are generated for each program whose primal and dual objective function values converges to the respective primal and dual program values. The basic technique is one of a predictor-corrector type involving Newton's method applied to the perturbed KKT system, coupled with effective techniques for choosing iterate directions and step length. Sophisticated implementation techniques and advanced sparse matrix factorization are used to take advantage of the very special structure of the Hessian matrix of the logarithmically transformed dual objective function.
Our computational results indicate that this GP algorithm leads to an efficient and stable implementation for solving our problem.
GGP Condensation
To solve the GGP problem, we implement the algorithm described in [17] . This algorithm takes advantage of the arithmetic-geometric mean inequality and transforms the original non-convex GGP to a sequence of convex GPs.
The GGP algorithm first introduces a new variable. The original nonlinear objective function is absorbed as an additional constraint. So that the objective function becomes linear: Then all the negative terms are brought to the right-hand side of the inequalities and then divided through to yield a quotient form: Next the denominator of each constraint is condensed at the operating point. Condensation is the process of approximating a posynomial function with a monomial function [18] . It is based on the weighted arithmetic-geometric (A-G) mean inequality.
where u i is positive value, the δ i is positive weight and ∑δ i =1. When applied to a posynomial, the A-G inequality converts the posynomial into an approximating monomial. The monomial produced is dependent on the selection of weights, which can be any set of positive values that sum to unity. One very useful choice is to set the weights equal to the fraction that each monomial term u i of the posynomial function p contributes to the total value of the posynomial, when evaluated at some operating point x':
It can be seen that all u i /δ i are equal when u i is evaluated at the operating point.
Condensing a posynomial to a monomial may be represented symbolically as below:
Condensing the denominator of each constraint at the operating point results in a posynomial divided by an approximating monomial, that is an approximating posynomial that is always greater than or equal to the parent form. The GGP algorithm can be viewed as a loop. In the loop, the original GGP is condensed according to the variables' initial values, then it is transformed to a GP, and the corresponding GP is solved. The solution to the GP is used to condense the GGP at the next iteration.
Theorem 11
The sequence of optimal solutions to the GP sequence converges to a point satisfying the Kuhn-Tucker necessary conditions for the optimality of GGP [17] .
This algorithm requires a feasible initial solution at the beginning. For our problem, any initial placement of a mapped netlist forms a feasible solution 2 .
Experimental Results
We have implemented our algorithm in C++ as a software package named SCD (Sizing with Controlled Displacement).
SCD in Action
The following are some snapshots of the placement and sizing results of SCD during the optimization of the benchmark circuit C499. In this example, at the beginning µ is set to be 0.8. The initial size of all the gates is 1. Figure 11 is the result of one optimization iteration using the above change region values. Since each cell has a large change region, the critical path timing is improved by a lot. Note that the path layout is very different in the two cases shown in Figure 11 . Particularly, the path length is much shorter in (2) compared to (1).
(1) path delay: 12.43 (2) path delay:12.02 Figure 11 . Result of iteration with large change regions.
After a number of iterations the cell freedom is reduced. It may take several iterations to optimize the most critical path until another path becomes the most critical. Figure 12 shows 3 consecutive iterations to optimize the same path of C499. Here µ is set to 0.4. We can see that as a result of successive iterations the 2 Of course, we are well-advised to start with a timing-driven placement result and a timing-driven technology mapped circuit.
path becomes more and more straight. However the change in path layout is less dramatic than that seen in Figure 11 because of small variable change ranges.
We next calculate the cell slacks for a required arrival at all primary outputs set to be T crit where T crit is the longest path delay. We define the normalized slack of a cell as the ratio of the cell slack compared to the longest path delay in the circuit. For example, a normalized slack of 0 means the cell is on the critical timing path and a normalized slack of 1 means can never be reached (means zero delay path exist). In Figure 13 , we draw the normalized slack distribution plot for C499 before and after optimization by SCD.
Note that T crit before SCD optimization is 13.91ns and after SCD optimization it is 6.04ns. The plot clearly
shows that as a result of SCD optimization, 1) the number of cells with the same normalized slack value has increased, and 2) the percentage of critical cells in the circuit have increased, that is, the path delay distribution of cells has narrowed down. Therefore, we conclude that SCD achieve improved timing by balancing the path delays, i.e. longer delay paths get shorter as the expense of shorter delay path getting longer. 
Benchmark Results
Our algorithm has been applied to ISCAS benchmark circuits mapped to a 0.35µ industrial library. In this library, we have four gate sizes per gate type. The result is compared with the in-place gate-sizing (IPS) results. For both methods, the circuit is placed by TimberWolf first. The first method does in-place gatesizing which keeps the cell locations fixed. The second method uses the SCD approach. The number of most critical paths considered in the optimization, i.e. k, was set such that the cardinality of C(k)≤100 for each benchmark. The average improvement is about 15%. (We also have generated results with initial placement done by Gordian+Domino. Those results, which are similar to the ones reported in Table 2 , are not reported here.) As expected, the SCD runtime is higher than that of IPS. However the timing improvement justifies the increased runtime. Programs are run on Pentium II 300; the SCD runtimes are range from one minute for the smallest circuit to under an hour for the largest circuit. All results are reported after detailed placement and detailed routing using YACR. The delays include the gate delay and post-layout interconnects delays.
Conclusions
We presented a new algorithm to do placement and gate-sizing simultaneously. Our algorithm improves the timing performance by decreasing the delay of the k-most critical paths iteratively. During each iteration, both the cells on these critical paths and the immediate fan-outs of those cells are sized and placed.
Appropriate mathematical programming methods are used to solve these problems. Future work will include integration of more powerful logic recurrent techniques with cell placement.
